-
Notifications
You must be signed in to change notification settings - Fork 415
Support "include" feature for the Yosys frontend in run vtr flow scripts #2081
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Support "include" feature for the Yosys frontend in run vtr flow scripts #2081
Conversation
6c48931
to
32d455c
Compare
4a40ed9
to
1c28406
Compare
@vaughnbetz - This PR is ready to merge, It would be great to know your thoughts. The CI failures are due to a change in the |
8832749
to
3accbe7
Compare
Signed-off-by: Seyed Alireza Damghani <[email protected]>
- add tests to check the "include" feature works properly for all VTR frontends Signed-off-by: Seyed Alireza Damghani <[email protected]>
build folder to have access to executables for using in VTR scripts (similar to other tools in VTR) Signed-off-by: Seyed Alireza Damghani <[email protected]>
Signed-off-by: Seyed Alireza Damghani <[email protected]>
3accbe7
to
78bbbc0
Compare
…ctory and ignoring them as the design benchmark set for synthesis Signed-off-by: Seyed Alireza Damghani <[email protected]>
Signed-off-by: Seyed Alireza Damghani <[email protected]>
b44f92b
to
f7065ee
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Some minor typo fixes and suggestions for comment modifications. I'll merge now, since none of this is gating, but please take a look and if you agree with the suggestions incorporate them in a future PR.
Description
This PR adds support for passing multiple input designs to the Yosys frontend of the VTR flow using run vtr flow scripts.
CI tests verifying this functionality for all VTR frontends are added correspondingly.
include files, written in supported HDLs by each fronted, are only passed to the frontend for synthesis. The rest will be only copied to the destination folder. This is helpful since users can include memory initialization files in the destination folder.
Related Issue
In accordance with PR #2068
Motivation and Context
Adding benchmarks with multiple design files become available for the Yosys frontend in VTR
How Has This Been Tested?
Types of changes
Checklist: